ADC HL,ss |
Add with carry HL and register pair ss. |
|||||||||||
Function: | HL
HL + ss + C |
|||||||||||
Format: |
|
byte 1: ED |
||||||||||
|
byte 2 |
|||||||||||
Description: | The contents of the HL register pair are added to the contents of the specified register pair, and then the contents of the carry flag are added. The final result is stored back in HL. ss may be any of:
|
|||||||||||
Data Flow: | ||||||||||||
Timing: | 4 M cycles; 15 T states: 75 usec @ 2 MHz |
|||||||||||
Addressing Mode: | implicit |
|||||||||||
Byte Codes: | ADC HL,ss
|
|||||||||||
Flags: | ||||||||||||
Example: | ADC HL,DE |
|||||||||||
OBJECT CODE |
Before: |
After: |
||||||||||