LD A,R |
Load accumulator from Memory Refresh register R. | |||||||||
Function: | A
R |
|||||||||
Format: |
|
byte 1: ED |
||||||||
|
byte 2: 5F |
|||||||||
Description: | The contents of the Memory Refresh register are loaded into the accumulator. |
|||||||||
Data Flow: | ||||||||||
Timing: | 2 M cycles; 9 T states: 4.5 usec @ 2 MHz |
|||||||||
Addressing Mode: | implicit |
|||||||||
Flags: | ||||||||||
Example: | ||||||||||
OBJECT CODE |
Before: |
After: |
||||||||